Temperature-dependent characteristics of junctionless bulk transistor The temperature-dependent performance, including drain current (I d ) and gate capacitance (C gg ) of multi-gate junctionless (JL) bulk transistor for temperature (T) ranging from 150 K to 500 K, was investigated using 3D thermodynamic quantum-corrected device simulation. The combination effect of impurity scattering and phonon scattering is observed owing to the different temperature-dependent of mobility at low and high temperature. Since the C gg of the JL device consists of a series combination of oxide capacitance (C ox ) and semiconductor channel capacitance (C S ) due to bulk conduction of the current, the C gg at on-state (V g ¼ 1 V) shows much sensitive to the temperature than a conventional inversion-mode transistor. Silicon-based devices are being continuously scaled down to increase density and speed. Short channel metaloxide-semiconductor field-effect-transistors (MOSFET) face various challenges, such as leakage currents and the shortchannel effect (SCE) because gate controllability declines over the channel.
1-3 SCE and drain-induced barrier lowering (DIBL), which cause source and drain junctions to be highly confined, are challenges to doping techniques and thermal budget. The ultra-shallow junction is indispensable in the design of devices as they shrink further. 3 Recently, the concept of the junctionless (JL) nanowire transistor, which contains a single doping species at the same level in the source, drain, and channel, has been investigated. [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] JL devices provide such advantages as improved SCE control, favorable subthreshold swing, and simpler fabrication processes. Additionally, a multi-gate JL transistor with a bulk substrate, which does not require an SOI wafer, has a lower cost and is fully compatible with the industry standard bulk CMOS process flow, has also been proposed. 8 To ensure the stability of circuit with JL bulk transistor operating at extreme high/low temperature, it is important to evaluate the temperature characteristics of such device. This work studies the n-type multi-gate JL bulk transistor performance, including the oncurrent (I on ), threshold voltage (V th ), and the gate capacitance (C gg ) with respect to different temperature by using 3D thermodynamic quantum-corrected device simulation. Figure 1 presents the structure of the simulated devices and the relevant parameters. The device has an HfO 2 high-k gate oxide with an equivalent oxide thickness (EOT) of 1 nm, a gate length (L g ) of 15 nm, and a Fin height (H) of 10 nm. The gate material is TiN with a work-function of 4.76 eV, 15 which the linear threshold voltage (V th ) is adjusted to about 300 mV. The doping concentrations in the source/drain/channel are all set to 1.5Â10 19 cm À3 . The substrate doping is opposite type with 5Â10 18 cm À3 , which can be obtained easily by the typical well implantation process. To discuss the difference of physics between JL and conventional inversion-mode (IM) MOSFET, the multi-gate IM bulk transistor with the same geometry are obtained and compared. The design of multi-gate IM bulk transistor is based on the prediction of International Technology Roadmap for Semiconductors (ITRS) 2011, in which the source/drain doping concentrations are constant with 1Â10 20 cm À3 , the channel doping is opposite type with 1Â10 15 cm À3 , and the well doping with opposite type 5Â10 18 cm À3 is used, as listed in Fig. 1 . To obtain accurate numerical results for a nanometer-scale device, the device is performed by 3D quantum-corrected simulation using the commercial tool, Synopsys Sentaurus Device. 16 In the quantum-corrected simulation, a density gradient model is used. The bandgap narrowing model, the band-to-band tunneling model, and Shockley-Read-Hall recombination with the doping dependent model are also considered. To analyze the performance in different temperature (T), the thermodynamic model is used. In this model, the relations of Poisson equation and electron/hole continuity equations are generalized to include the temperature gradient as a driving term,J n ¼ Ànql n ðrU n þ P n rTÞ;
where U n and U p are quasi-Fermi potentials and P n and P p are thermoelectric powers, for electron and hole, respectively. The mobility model used in device simulation is according to Mathiessen's rule, expressed as
where D ¼ exp(x/l_crit), x is the distance from the interface, and l_crit is a fitting parameter. The mobility consists of four parts: surface acoustic phonon scattering (l surf_aps ), surface roughness scattering (l surf_rs ), bulk phonon scattering (l bulk ), and impurity scattering (l imp ). The mobility change with impurity scattering is based on continuous doping concentration using Masetti model, a)
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where l min1 , l min2 , l 1 , P c , C r , C s , a, and b are accessible parameters. Additionally, the incomplete ionization is also considered to accurately obtain the device performance at low temperature, the ionized impurity atoms are given by
where N D,0 and N A,0 are the substitutional donor and acceptor concentrations, g D and g A are the degeneracy factors for the impurity levels, and E D and E A are the ionization energies. The details of these models and their parameters are described in Ref. 16 . Figure 2 plots the drain current (I d ) as a function of gate voltage (V g ) at drain voltage (V d ) 0.05 V for temperature (T) ranging from 150 K to 500 K in IM and JL bulk transistors. In IM device, the V th decreases and the off-current increases as T are increased. The on-current (I on , at V g ¼ 1 V) decreases as the T increases due to mobility degradation by severe phonon scattering at high temperature. The decrease of V th with temperature tends to increase I d , and the reduction of mobility with temperature tends to decrease I d , there exists a V g which compensate these effects, called the zerotemperature-coefficient (ZTC) point. [11] [12] [13] [14] 17, 18 In JL bulk transistor, since the studied device is made on heavily doped bulk substrate, the results are different from the temperature dependency proposed in literature. [11] [12] [13] [14] When T is larger than 200 K, as T increases, the I on decrease. The ZTC point is observed, which is similar to that in the IM device. However, if we compare the I d -V g curves of T ¼ 150 K, 175 K, and 200 K, the I on monotonically increases with T, there is no ZTC point in this temperature range. To understand the reason of the results, the effective mobility (l eff ) for different T is extracted, 19 and the extracted mobility is about 90 cm 2 /Vs at T ¼ 300 K, which are confirmed with experimental mobility data, 10 as shown in Fig. 3(a) . Usually, the value of mobility is dominated by the phonon scattering, impurity scattering, and surface roughness scattering.
1-3
However, since the current in JL device exhibits bulk conduction, the third term is diminished. [4] [5] [6] [7] [8] [9] Mobility varies with T À3/2 if it is limited by phonon scattering and T 3/2 if it is limited by impurity scattering. In Fig. 3(a) , the combined effect of impurity scattering and phonon scattering is obviously observed owing to the heavily doped channel in the proposed JL bulk transistor, and the peak value of l eff is located at T ¼ 200 K. Since the sensitivity of V th (defined as the gate voltage at drain current
A) with T perform similarly in JL and IM bulk transistors, as displayed in Fig. 3(b) , the origin of the absence of ZTC in JL bulk transistor is thus determined by the scattering phenomenon in the device. Figure 4 presents total gate capacitances (C gg ) for various gate biases at V d ¼ 0.05 V in both IM and JL bulk transistors. In JL bulk transistor at low gate bias, the device operates at depletion region, the C gg is dominated by the depletion capacitance (C dep ). The increase of T reduces the surface potential (/ S ) and increases C dep , this trend is similar to that in IM MOSFET. 1, 16, 17 On the other hand, when the device operate at high V g , the C gg of an IM device is usually determined by the gate oxide capacitance (C ox ), which shows less sensitive to the temperature. However, the C gg of the JL device consists of a series combination of C ox and semiconductor channel capacitance (C S ) because of the bulk conduction of the current. 9 Since the / S of a JL device operate at on-state is near flat-band condition, in which the C S can be described by
where q is the elementary charge, k is the Boltzmann constant, N ch is the channel doping concentration, and e S is the dielectric constant of silicon. As T increases, the C S is decreased because it is inversely proportional to the square root of T, resulting in the decrease of the C gg . Therefore, the C gg at V g ¼ 1 V shows higher sensitivity to T than an IM device. To reduce such unfavorable property, we have to diminish the C S part in C gg , the increase of N ch or accumulation-mode operation 10, 11 are suggested. This work studies the temperature-dependent performance of JL bulk transistor at the range of temperature from 
